

FIG. 1A




FIG. 1B




FIG. 1C

105270*96860660




FIG. 2

0900009990




FIG. 3

102270*96860660




FIG. 4.

10E240*96860660




FIG. 5




FIG 6




FIG. 7
SNR vs. Fiber Length for FFE, DFE and Viterbi Equalizer




FIG. 8




FIG. 9




FIG. 10A

100




FIG. 10B

100




FIG. 10C




FIG. 10D




FIG. 10E




FIG. 10F




FIG. 10G




FIG. 10H




FIG. 11A




FIG. 11B





FIG. 13






FIG. 14






FIG. 15









FIG. 18 Timing Recovery


2000



4-state 1-step trellis
(runs at a clock rate
equal to the symbol
rate)

fig 20

2100



4-state M-step trellis
(runs at a clock rate
equal to $1/M^{\text{th}}$ of the
symbol rate)

fig 21




FIG 22A




FIG 22B




FIG 22C




FIG 22D




FIG. 23 Systolic Implementation of Rooted Trellis Computation




FIG. 24 Overall Block Diagram of Parallel Viterbi Processor